OpenTSN4.0开源项目的新特性:(1)交换平面深度解耦,硬件代码由TSS(时间敏感交换),TSE(时间敏感端),HCP(硬件控制点)和OEM(Opensync MAC)实现。(2)集成了TSN硬件测试工具流量规划生成器TSNBuilder、TSN流量测试仪,用户可根据需要运行OpenTSN4.0交换机、网卡、控制器来进行实验验证。
Last updated: 2 years agoOpenTSN4.0开源项目的新特性:(1)交换平面深度解耦,硬件代码由TSS(时间敏感交换),TSE(时间敏感端),HCP(硬件控制点)和OEM(Opensync MAC)实现。(2)集成了TSN硬件测试工具流量规划生成器TSNBuilder、TSN流量测试仪,用户可根据需要运行OpenTSN4.0交换机、网卡、控制器来进行实验验证。
Last updated: 2 years agoOpen source FPGA-based NIC and platform for in-network compute (source mirror)
Last updated: over 2 years ago爆肝6万字的 Bluespec SystemVerilog (BSV) 中文教程
Last updated: almost 3 years agoImported from https://github.com/Squonk42/buildroot-licheepi-zero.git
Last updated: 4 years agoController SDIo host compatible with wishbone I/F {verilog}
Last updated: over 4 years ago